DNA Logic Circuits Based on Accurate Step Function Gate
نویسندگان
چکیده
منابع مشابه
Efficient Adder Circuits Based on a Conservative Reversible Logic Gate
Conservative and reversible logic gates are widely known to be compatible with revolutionary computing paradigms such as optical and quantum computing. A fundamental conservative reversible logic gate is the Fredkin gate. This paper presents efficient adder circuits based on the Fredkin gate. Novel full adder circuits using Fredkin gates are proposed which have lower hardware complexity than th...
متن کاملDNA Logic Gate Based on Metallo-Toehold Strand Displacement
DNA is increasingly being used as an ideal material for the construction of nanoscale structures, circuits, and machines. Toehold-mediated DNA strand displacement reactions play a very important role in these enzyme-free constructions. In this study, the concept of metallo-toehold was utilized to further develop a mechanism for strand displacement driven by Ag+ ions, in which the intercalation ...
متن کاملAccurate Power Analysis of Integrated CMOS Circuits on Gate Level
Thanks are due to my former colleagues of the low power group Gerd Jochens, Lars Kruse and Bernd Timmermann for inspiring discussions. who did numerous simulation runs and part of the implementation of GliPS and OCHATO. I would also like to take the opportunity to thank my colleague Till Winteler for reviewing the manuscript. Microelectronic products are the essential key for products of much h...
متن کاملThreshold Logic Based Adders Using Floating-Gate Circuits
Rearranging of the logic equations which define the carry lookahead principle and using floating gate circuits allow us to obtain adders with a better performance than the traditional ones. The functions defining functionality of the adder are expressed as threshold functions which have been implemented by resorting to νMOS circuits. A 64 bit adder has been implemented using this approach in a ...
متن کاملAccurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model.
Dynamic power estimation is essential in designing VLSI circuits where many parameters are involved but the only circuit parameter that is related to the circuit operation is the nodes' toggle rate. This paper discusses a deterministic and fast method to estimate the dynamic power consumption for CMOS combinational logic circuits using gate-level descriptions based on the Logic Pictures concept...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2020
ISSN: 2169-3536
DOI: 10.1109/access.2020.3003636